REMARKS

This paper is being provided in response to the Office Action dated April 21, 2005 for the above-referenced application. In this response, Applicant has canceled claims 7-9 and 23-26 and amended claims 1, 17 and 27 in order to clarify that which Applicant deems to be the invention. Applicant respectfully submits that the amendments to the claims are all supported by the originally filed application.

In response to the rejection of Claims 1-9 and 17-27 under 35 U.S.C. 112, second paragraph, Applicant has amended the claims in accordance with remarks set forth in the Office Action. Accordingly, Applicant respectfully requests that the rejection be reconsidered and withdrawn.

The rejection of Claims 1, 5-7, 17, 21-23, and 26-27 under 35 U.S.C. § 103(a) as being unpatentable over Poublan et al. (U.S. Patent No. 4,104,718, hereinafter referred to as "Poublan") is hereby traversed and reconsideration thereof is respectfully requested in view of amendments to claims contained herein.

Claim 1, as amended herein, is directed to a method of providing multiple jobs for a first communication device that exchanges data with a second communication device. The method is recited as including providing a plurality of device records, where each of the device records corresponds to the first communication device; providing a plurality of job records for at least one of the device records, where each of the job records contains at least some information that is also provided in the corresponding one of the device

7

records and where at least one of the job records corresponds to tasks performed in connection with exchanging data between the first communication device and the second communication device, and linking the job records and the corresponding device record so that any one of the job records may be accessed by first accessing the corresponding one of the device records. Claims 2-6 and 27 depend from Claim 1.

Claim 17, as amended herein, recites computer software that provides multiple jobs for a first communication device that exchanges data with a second communication device. The software is recited as including executable code that provides a plurality of device records, where each of the device records corresponds to the first communication device; executable code that provides a plurality of job records for at least one of the device records, where each of the job records contains at least some information that is also provided in the corresponding one of the device records and where at least one of the job records corresponds to tasks performed in connection with exchanging data between the first communication device and the second communication device, and executable code that links the job records and the corresponding device record so that any one of the job records may be accessed by first accessing the corresponding one of the device records. Claims 18-22 depend from Claim 17.

Poublan discloses an I/O related CPU instruction, a CONNECT instruction. When a procedure which has control of the CPU needs to perform an I/O operation, a CONNECT instruction is executed as part of the procedure to initiate the I/O operation on a particular device. Figure 4 discloses use of the CONNECT instruction with an

8

input-output controller (IOC) table 96, a physical channel table (PCT) 97, and a logical

channel table (LCT) 98. The LCT includes an entry with device-specific information

which is accessed using the IOC, the PCT, and the LCT in combination with various

indices into these tables. (Col. 10, Line 51-Col. 11, Line 20). Poublan discloses use of a

process control block (PCB) which is a storage area containing status information for a

given process. The PCB serves as a temporary storage area for information necessary to

start or restart a process without any information loss. (Col. 12, Lines 5-24). Poublan's

Figure 5 includes an area of main memory accessible via a boundary address register

(BAR). Included in Figure 5 is a J-table which includes an entry for every job step. Work

to be performed by the operating system may be defined externally by a series of job

steps via a job control language. A job step is a unit of work to which hardware resources

are allocated. Typically, a job step consists of several tasks. The user-visible concepts of

task and job step are represented within the system as a process and process group,

respectively. (Col. 11, Line 56-Col. 12, Line 2; Col. 12, Lines 5-36). The addresses of

information needed by a given process are developed by a sequence of directory

retrievals, beginning with the absolute address contained in the BAR 11, through the

system base 110, the J and P tables 121 and 123, to yield the absolute address of that

process' PCB as shown in Figure 6. The address of needed data is calculated using

contents of a base register 131, a displacement value specified in the operand field of an

instruction and optionally the contents of an index register 137 also specified in the

instruction. Addressing is a two step operation. First the address syllable in the user's

instruction is a logical address and is used by the firmware to develop the "effective"

9

address. Then this "effective" address is used to develop an absolute memory address. (Col. 13, Lines 12-48).

oublan discloses that a file is assigned to a (job) step by reserving the name of the file in the Known Objects Table (KNOT). Each entry in the KNOT points to a more detailed described contained in another file called the Known Objects Description Table (KNODET). The relationship between KNOT, KNODET and certain information structures within the Job Control Structure (JCS) is shown in Figure 43. (Col. 55, Line 49-Col. 56, Line 57). Figure 19 includes a sequence of steps executed during file assignment. An Assign File Table (AFT) is read entry by entry. The AFT is located in a subfile of the Job Control Structure which contains an entry for each internal file name and index to which will be assigned either devices, devices with a file, or devices with volumes. When the ASSIGN FILE procedure is called, a data structure called STEPINF is disclosed as an input parameter which contains information about the process group (step) on behalf of which the assignment is being requested. Figure 21 defines the STEPINF structure as including pointers to the user communication areas (UCAs) of the executable job control file (JCFYUCA) and the system report (SYSREPUCA). (Col. 40, Line 5-Col. 41, Line 45).

Applicant respectfully submitsthat at least the recited feature where at least one of the job records corresponds to tasks performed in connection with exchanging data between the first communication device and the second communication device, which is set forth in both remaining independent claims 1 and 17 is neither disclosed nor

10

suggested by Poublan. The Office Action cites Col. 40, Lines 1-19 of Poublan which disclose that files may be assigned to job steps, and a Job Control Structure (JCS) includes an Assign File Table (AFT) comprising an entry for each internal file name and index. The foregoing passage appears to disclose that a JCS may include one or more entries for internal files that may be associated with devices. However, even assuming (as does the Office Action) that this corresponds generally to Applicant's recited job records, there is still no disclosure or teaching in Poublan regarding having any of these records contain information corresponding to tasks performed in connection with exchanging data between communication devices. Rather, this disclosure of Poublan seems more directed to internal file structures (file name and index).

Accordingly, in view of the foregoing, Applicant respectfully requests that the rejection be reconsidered and withdrawn.

The rejection of Claims 2-4, 8-9, 18-20 and 24-25 under 35 U.S.C. § 103(a) as being unpatentable over Poublan in view of James (U.S. Patent No. 6,035,376, hereinafter referred to as "James"), is hereby traversed and reconsideration thereof is respectfully requested in view of amendments to the claims contained herein. Claims 8-9 and 24-25 have been cancelled herein.

Claims 2-4 depend from claim 1, discussed above. Claims 18-20 depend from claim 17, discussed above.

Poublan is summarized above.

James discloses a system for converting between the states of fresh and owned in a multiprocessor computer system comprising a memory line with a structure including a first field for storing a memory state, a second field for storing an address and a third field for storing data. (See Abstract). James relates to a system and method for maintaining cache coherence that is even driven and changes the state of the caches and memories based on the current memory state and a head of a list of corresponding cache entries. (Col. 1, Lines 17-23).

Applicant respectfully submits that the deficiencies of Poublan with respect to the independent claims 1 and 17, discussed above, are not overcome by the addition of the James reference. Accordingly, Applicant respectfully requests that this rejection he withdrawn.

Based on the above, Applicant respectfully requests that the Examiner reconsider and withdraw all outstanding rejections and objections. Favorable consideration and allowance are earnestly solicited. Should there be any questions after reviewing this paper, the Examiner is invited to contact the undersigned at 617-248-4038.

Respectfully submitted,
CHOATE, HALL & STEWART

Date July 12, 2005

Donald W. Muirhead
Registration No. 33,978

Patent Group
CHOATE, HALL & STEWART
Exchange Place
53 State Street
Boston, MA 02109-2804
Tel: (617) 248-5000
Fax: (617) 248-4000

13